##VERIFIED## Logic Design And Verification Using SystemVerilog (Revised) Donald Thomasl