Verilog Code For Shift Register Serial In Parallel Out Memory raefulvi