Positive edge triggered flip flop in verilog