Verilog code for serial adder subtractor vhdl