Verilog code for parallel in serial out